Senior Silicon Validation Engineer FPGA IP & Testing

L5

lattice semiconductorSan Jose, CA2 days ago
Lattice Semiconductor is seeking a seasoned Silicon Design Validation Engineer to drive IP validation from silicon arrival to production release in a fast-paced environment. You will work with SerDes, memory interfaces, and IP blocks, developing robust validation plans and RTL test logic while collaborating across design, verification, and manufacturing teams. The role demands deep expertise in high-speed design, Verilog/VHDL, FPGA development tools, and automation using Python or similar
Apply now
Apply now

Level

SeniorL5

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

2 days ago

To get sharper similar jobs, create your profile using the link below.

Create profile