Senior ASIC Design Engineer - High-Speed Networking Remote

L6

cornelis networksAustin, TXyesterday
Cornelis Networks, Inc. is seeking Senior ASIC Design Engineers to develop world-class SoCs for AI and HPC interconnects. You will design RTL in Verilog/System Verilog, drive timing closure with Physical Design, and work across hardware, firmware, and software teams to deliver scalable, high-performance networking solutions. Ideal candidates have 8+ years in digital ASIC design, expertise in Ethernet protocols (50G/100G/400G), and experience with RTL verification, debugging, and scripting.
Apply now
Apply now

Level

LeadL6

Location

Austin, TX

Occupation

Computer Network Architects

Industry

Computer Systems Design Services

Posted

yesterday

To get sharper similar jobs, create your profile using the link below.

Create profile