Skip to main content
McCarthy Search

Implementation Engineer

L6

acl digitalSan Diego, CAtoday

Occupations

Electronics Engineers, Except ComputerComputer Systems Engineers/ArchitectsEngineers, All Other

Industries

Semiconductor and Related Device ManufacturingOther Electronic Component ManufacturingResearch and Development in the Physical, Engineering, and Life Sciences
We are looking for an experienced and passionate Implementation Engineer to join our semiconductor engineering team!
Location: [Santa Clara, CA / San Diego, CA /Austin, TX]
Description: We are looking for a Staff-level technical expert to drive synthesis, timing, PPA optimization, and RTL-to-implementation readiness for complex, high-performance SoCs.
What You’ll Do:
  • Lead synthesis and optimization for complex SoC blocks and subsystems.
  • Drive performance, power, area (PPA), and Fmax convergence.
  • Own Formal Verification (FV) and Formal Equivalence/LEC methodology and closure.
  • Debug RTL-to-netlist and netlist-to-netlist equivalence failures across synthesis and ECO stages.
  • Drive formal verification and closure
  • Analyze critical paths and identify RTL, architecture, constraint, and implementation bottlenecks.
  • Develop and review SDC constraints, clocks, timing exceptions, and MMMC scenarios.
  • Drive physically aware synthesis and synthesis-to-P&R correlation.
  • Partner with RTL, FV, STA, Physical Design, DFT, and architecture teams.
  • Debug timing, congestion, clocking, high-fanout, QoR, and equivalence issues.
  • Develop scalable synthesis, FV, timing, and QoR methodologies and automation.
  • Lead technical reviews, and drive complex problems to closure
What We’re Looking For:
  • Strong ASIC/SoC background in synthesis, formal verification, STA, RTL optimization, or physical implementation.
  • 7 years of experience
  • Experience with Fusion Compiler, Design Compiler, Genus, Conformal LEC, Formality, PrimeTime.
  • Strong understanding of FV/LEC, STA, SDC, MMMC, clocking, low-power/UPF, and implementation flows.
  • Experience driving timing, PPA, and equivalence closure on large SoCs.
  • Strong Tcl/Python automation and cross-functional technical leadership skills.
Education and Experience:
  • Bachelor's degree in Science OR Master's degree in Science OR PhD in Science, Engineering, or related field and experience of ASIC design, verification, validation, integration, or related work experience.
Description: As a leading technology innovator, pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all. As a ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Engineers collaborate with cross-functional groups to determine product execution path.
Principal Duties & Responsibilities:
  • Leverages advanced ASIC knowledge and experience to define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power products.
  • Creates advanced architectures, circuit specifications, logic designs, and/or system simulations based on system-level requirements.
  • Collaborates across functional teams (e.g., software architecture, hardware architecture, product management, program management teams) to develop and execute an implementation strategy that meets system requirements and customer needs.
  • Evaluates all aspects of complex process flow from high-level design to synthesis, place and route, timing and power use, and verification or similarly for custom circuit design/layout flow.
  • Utilizes tools/applications (e.g., RTL to GDS Flow, Virtuoso) to execute and enable advanced architecture and design of multiple complex blocks/SoC or IC Packages.
  • Writes and reviews detailed technical documentation for complex EDA/IP/ASIC projects. Level of Responsibility:
  • Works independently with minimal supervision.
  • Provides supervision/guidance to other team members.
  • Decision-making is significant in nature and affects work beyond immediate work group.
  • Requires verbal and written communication skills to convey complex information. May require negotiation, influence, tact, etc.
  • Has a moderate amount of influence over key organizational decisions (e.g., is consulted by senior leadership to make key decisions).
  • Tasks do not have defined steps; planning, problem-solving, and prioritization must occur to complete the tasks effectively.
Apply now (opens in a new tab)
Apply now (opens in a new tab)

Level

LeadL6

Location

San Diego, CA

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

today

To get sharper similar jobs, create your profile using the link below.

Create profile