High-Speed Hardware Engineer — PCIe Gen5 & Failure Analysis

L6

realignSan Jose, CAyesterday
Realign Llc in San Jose, CA is seeking an experienced Hardware Engineer to lead high-speed complex hardware design and failure analysis. You will work on networking products with SERDES >25G, PCIe Gen 5+, DDR5 and NVMe/PCIe interfaces, and contribute to power supply architectures. You will perform board bring-up, hardware validation, and qualification testing. Candidates should have 8+ years of hands-on hardware design experience, Cadence CAD workflows, and strong SI/PI skills.
Apply now
Apply now

Level

LeadL6

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Electronic Computer Manufacturing

Posted

yesterday

To get sharper similar jobs, create your profile using the link below.

Create profile