Senior SoC Lead: Chiplet Architect & Tapeout Leader

L6

jobleadsusSan Jose, CAyesterday
Lattice Semiconductor is seeking a Senior SoC Chip Lead for our San Jose office. You will own chip tapeout, drive architecture decisions, and lead cross-functional teams across multiple sites to accelerate development of next-generation SoCs.
Qualifications include: 20+ years in FPGA/SoC design, expert SystemVerilog and SSTA skills, and a proven track record of delivering tapeouts. This role emphasizes leadership, architecture influence, and strategic roadmap planning.
Apply now
Apply now

Level

LeadL6

Location

San Jose, CA

Occupation

Computer Hardware Engineers

Industry

Semiconductor and Related Device Manufacturing

Posted

yesterday

To get sharper similar jobs, create your profile using the link below.

Create profile