Skip to main content

Senior High-Speed Analog/Mixed-Signal IC Designer

L6

nokiaSan Jose, CA2 days ago
Nokia in San Jose, CA is seeking a PhD/MS level analog/mixed-signal IC designer to bring high-speed ADC/DAC and PLLs to production in CMOS FinFET tech. You will design, simulate, and verify analog circuits and collaborate with layout engineers. You will create layouts, evaluate topologies for power, area, bandwidth, and work with cross-functional teams to ensure design methodology and release flows.
Required: PhD or MS in EE with 3+ years, proficiency with Cadence Virtuoso, Spectre, Calibre, and
Apply now (opens in a new tab)
Apply now (opens in a new tab)

Level

LeadL6

Location

San Jose, CA

Occupation

Electronics Engineers, Except Computer

Industry

Semiconductor and Related Device Manufacturing

Posted

2 days ago

To get sharper similar jobs, create your profile using the link below.

Create profile