Silicon Design Validation Engineer for FPGA IPs

Lattice Semiconductor in San Jose, CA seeks a Silicon Design Validation Engineer to learn and verify FPGA IP blocks, including SerDes and DDR interfaces, across planning to production. You will develop validation plans, write RTL test logic, run bench tests, and analyze results with statistical tools. This role offers exposure to cutting-edge hardware, software tools, and cross-functional teamwork.