GPU Power & RTL Design Engineer SoC/IP Integration

Apple in Austin is seeking a senior RTL engineer to design and optimize RTL for GPU power management and SoC interface logic. You will collaborate with Platform Architecture, Software, Design Verification, and Physical Design teams to deliver RTL and specifications, integrate IP, and drive performance, power, and area goals across multi-site teams. The role requires a BS in EE, CE, or ECE, strong Verilog/SystemVerilog RTL experience, and scripting skills.