Senior SerDes Design & Validation Engineer

Apple is seeking a SerDes Design and Validation Engineer to lead system validation of mixed-signal SerDes IP. You will drive design, integration and validation of high‐performance analog and mixed-signal blocks for PHY applications, including receivers, transmitters, bias generators and clock networks. In this role you will develop test plans, review data and work with production test teams to debug bring‐up issues.