Tech Lead - AI Connectivity Silicon Design
astera labsSan Jose, CA
Tech Lead - AI Connectivity Silicon Design
L6
Occupations
Architectural and Engineering ManagersComputer Hardware EngineersElectronics Engineers, Except ComputerIndustries
Semiconductor and Related Device ManufacturingComputer Systems Design ServicesResearch and Development in the Physical, Engineering, and Life SciencesAstera Labs is seeking a Tech Lead Design Engineer to architect and deliver connectivity silicon powering AI clusters. You will own RTL design for assigned blocks from microarchitecture through synthesis, and drive high-quality design flows. This high-impact role requires collaboration with architecture, verification, DFT, and physical design to move features from spec to silicon and ensure tapeout readiness.
Apply now (opens in a new tab)
Level
LeadL6
Location
San Jose, CA
Occupation
Architectural and Engineering Managers
Industry
Semiconductor and Related Device Manufacturing
Posted
today
To get sharper similar jobs, create your profile using the link below.