Tech Lead, AI Connectivity Silicon Design & RTL

Astera Labs is seeking a Tech Lead Design Engineer to architect and deliver connectivity silicon powering AI clusters. You will own RTL design for assigned blocks from microarchitecture through synthesis, and drive high-quality design flows. This high-impact role requires collaboration with architecture, verification, DFT, and physical design to move features from spec to silicon and ensure tapeout readiness.