Senior ASIC/SoC Verification Engineer UVM, SystemVerilog

Insight Global seeks a Design Verification Engineer to join Cisco's silicon one group in San Jose, CA. You will develop UVM-based verification environments and create comprehensive verification plans across block and system levels. You’ll design assertions, traffic generators, agents and scoreboards, collaborate with cross-functional teams to assess testability, and lead debugging efforts for complex challenges.